Arium Probes | SourcePoint™ Archives | Page 4 of 18

Performance Counters for Malware Detection: a Survey

Alan Sguigna

July 18, 2021
4:09 pm

There have been numerous investigations into the use of the Performance Monitoring Counters (PMCs) for malware detection. Below is a quick survey of what I’ve read so far, as well as an investigation into using JTAG as an alternative access mechanism to traditional ring 0 or restricted OS mechanisms.

The UP Squared Chronicles Episode 5: Installing and Debugging Windows 10

Alan Sguigna

April 25, 2021
12:09 pm

I hadn’t done anything with my Apollo Lake-based AAEON UP Squared board for a while. It was time to pull it down off the shelf, install Windows 10, and use SourcePoint to debug the platform.

A Trio of Webinars on x86 JTAG-based Debugging

Alan Sguigna

April 10, 2021
5:23 pm

For each of the months of January, February and March, I did a webinar on JTAG-based debugging. Since each of the video recordings are about 45 minutes long, I thought it would be helpful to point out the highlights of each, if you don’t have time to sit through the full durations. At the risk of sounding immodest, there are some real gems of information within the demos of each webinar.

Webinar: Embedded @Scale JTAG-based Debug of x86 Servers

Alan Sguigna

March 7, 2021
4:20 pm

Beginning with Microsoft Azure's Project Olympus, and now a standard within the Open Compute Project, many datacenter servers are now optionally equipped with hardware connectivity between the platform BMC and CPU scan chain. The BMC can thus act as an autonomous JTAG-based embedded out-of-band debug agent, provide low-level triage of system events, such as crashes and hangs. Other use cases, such as hardware validation, manufacturing test, and forensics telemetry are also enabled by this technology.

Webinar: Intel Architectural Event Trace

Alan Sguigna

February 23, 2021
2:16 pm

Don't miss it! ASSET's Alan Sguigna (that's me), in collaboration with the UEFI Forum, will be presenting and demonstrating SourcePoint using the Intel Architectural Event Trace (AET) feature, which offers an unparalleled level of insight into x86 event generation and code execution.

Webinar: JTAG-based debugging of AMD EPYC servers

Alan Sguigna

January 5, 2021
6:09 pm

ASSET is pleased to announce that yours truly is presenting a technical session on JTAG-based firmware debugging of AMD EPYC servers, to be held on Wednesday, January 27th at 1:30pm Central Standard Time.

The UP Squared Chronicles Episode 4: Using Intel Processor Trace with POST Codes

Alan Sguigna

January 3, 2021
11:52 am

I became curious this past week on how UEFI handles POST codes. These are “markers” for the boot process, and tells you at what stage the platform initialization is. Can we easily correlate POST codes with the operation of the UEFI firmware?

The UP Squared Chronicles Episode 3: Intel Processor Trace

Alan Sguigna

December 21, 2020
8:31 am

Wow! It has been a while. I wrote Episode 2 of my open-source explorations into the AAEON Intel Apollo Lake-based Up Squared board back on June 7th. In that episode, I gave directions on how to build the UEFI debug image for the board, complete with source/symbols for consumption by JTAG debuggers like SourcePoint. In this episode, I show source-level debug with SourcePoint, and take advantage of Intel Processor Trace on the board.

Coding to the SED API: Part 1

Alan Sguigna

August 30, 2020
4:11 pm

In my UEFI Forum webinar, I demonstrated a utility function for stressing PCI Express ports at-scale using JTAG. Let’s walk through the source code and see how it works under the hood.

Debugging Intel CATERR using Embedded ITP

Alan Sguigna

July 26, 2020
8:44 pm

In my webinar with the UEFI Forum, I demonstrated some of the utility of using JTAG functionality within BMCs to perform out-of-band debug. This is a tutorial on the coding practices to use the SED API.

Category: Arium Probes | SourcePoint™

Performance Counters for Malware Detection: a Survey

The UP Squared Chronicles Episode 5: Installing and Debugging Windows 10

A Trio of Webinars on x86 JTAG-based Debugging

Webinar: Embedded @Scale JTAG-based Debug of x86 Servers

Webinar: Intel Architectural Event Trace

Webinar: JTAG-based debugging of AMD EPYC servers

The UP Squared Chronicles Episode 4: Using Intel Processor Trace with POST Codes

The UP Squared Chronicles Episode 3: Intel Processor Trace

Coding to the SED API: Part 1

Debugging Intel CATERR using Embedded ITP

Archives

Categories