IJTAG Archives | Page 5 of 6

Catch Up on IJTAG with these Free Resources

Arden Bjerkeli

November 5, 2012
1:15 pm

Is there a market for on-chip instrumentation?

Alan Sguigna

September 3, 2012
1:42 pm

Brian Bailey, editor of EETimes’ EDA Designline, recently penned a blog questioning the ubiquity and value of embedded instrumentation within chips. It’s a fascinating and timely read, and I’d like to put my two cents worth in…

How to test DDR3, DDR4 and other memory buses is top-of-mind for many engineers. And rightfully so.

Alan Sguigna

July 25, 2012
2:55 pm

Testing high-speed memories soldered to a circuit board is as elusive as it is critical for overall system performance. Testing DDR3 and DDR4 memory buses can be particularly tricky, given the fact that DDR is so fast and that the bus carries the clock and data on both the rising and falling edges of the signal. Sorting all of that out and making sure it stays sorted out over the life cycle of a system can be a daunting challenge.

The Limitations of Boundary Scan on ICT

Alan Sguigna

May 28, 2012
4:12 pm

Many legacy In-Circuit Testers (ICT) support some kind of boundary scan for structural testing, to address limited access issues. But are these as good as advertised?

What is Board Bring-Up, and why does it take so long?

Alan Sguigna

March 21, 2012
3:48 pm

Board bring-up is a phased process whereby an electronics system is repeatedly tested, validated and debugged, in order to achieve readiness for manufacture. This process can take so long that a product never gets to market because it is succeeded by the next generation...

Fast Flash Programming

Alan Sguigna

February 12, 2012
4:07 pm

Programming NOR or large NAND flash devices can be done using a variety of technologies, including boundary scan (JTAG), processor-controlled test (emulation), or FPGA-controlled test. Which embedded instrument you use is a trade-off between speed, complexity and cost.

The Coming Crisis in Board Bring-Up

Alan Sguigna

December 4, 2011
7:18 pm

I was reflecting on how much processor speeds, memory, and data transmission rates have increased over the last few decades. And yet the same old tools and techniques are often used to bring up new designs. When do you think we fall off the cliff?

P1838: the 3D Standard and its use with 1687

Al Crouch

August 11, 2011
2:00 pm

One of the newest IEEE Standards Committees is currently defining the P1838 3D Test Standard. The main goal of P1838 is to develop a “Per Die” Access Mechanism that becomes a “Stacked Die” Access Mechanism when the individual die are stacked into 3D silicon. Find out more…

Board Bring-Up

Alan Sguigna

July 17, 2011
4:28 pm

Board bring up of an early prototype is one of the most important steps for a design team. The first boards must pass through a battery of tests to demonstrate that the hardware is rock-solid. Non-intrusive technologies can be used to accelerate this process.

What is JTAG? and What is IJTAG?

Alan Sguigna

July 4, 2011
11:50 am

I’m sometimes asked how JTAG, IJTAG and boundary scan all relate to one another. Here’s a short explanation.

Category: IJTAG

Catch Up on IJTAG with these Free Resources

Is there a market for on-chip instrumentation?

How to test DDR3, DDR4 and other memory buses is top-of-mind for many engineers. And rightfully so.

The Limitations of Boundary Scan on ICT

What is Board Bring-Up, and why does it take so long?

Fast Flash Programming

The Coming Crisis in Board Bring-Up

P1838: the 3D Standard and its use with 1687

Board Bring-Up

What is JTAG? and What is IJTAG?

Archives

Categories