### Real Insight from Code to Silicon

### SourcePoint<sup>®</sup> ScanWorks<sup>®</sup> **Guidelines for Board Design for Test** (DFT) based on Boundary Scan Webinar #2 Michael R. Johnson ScanWorks BST Product Manager/Support Manager April 18, 2023

# Agenda

- Guidelines for Board DFT based on Boundary Scan Webinar #1 Recap
- Guidelines for Board DFT based on Boundary Scan Webinar #2
  - Interconnect Testing
  - Memory Interconnect Testing
  - Flash Programming
  - Testing with FPGAs









### **Board DFT based on Boundary Scan - Webinar #1**

- Why do we test?
- Test challenges
- **Boundary Scan overview**
- **Boundary Scan device** selection
- Focus on the Scan Chain design
- Accessing to the TAP
- Buffering the TAP
- Direct control of the system clock

- TCK and TMS distribution Pull-up/pull-down on TAP signals **Board TRST**
- - Handle troublesome devices / different voltages
- **Connector test** 
  - Allow defeatable tied-off pins / unused boundary scan pins
  - Introduction to testing memory devices/flash programming
  - Bypass watchdog circuits

Covered in Board Design for Test (DFT) based on Boundary Scan Webinar #1



3

- Interconnect testing identifies shorts and opens on printed circuit boards
- Utilizes the embedded instrumentation Boundary Scan cell capability to drive and receive test stimulus on the board nets
- Goal is to maximize test coverage between Boundary Scan to Boundary Scan devices and between Boundary Scan and non-Boundary Scan devices





ScanWorks®



Connect Boundary Scan pins to Chip Enables of non-Boundary Scan devices as a method of control



5



•	ScanWorks Interconnect test coverage is increased by adding ASSET Cluster Models	
•	Language created by ASSET	#VEC
•	Describes the I/O characteristics of non- Boundary Scan devices	#VEC ! #PAR
•	Consist of simple keywords such as DRIVE, SENSE, JOIN, EQUALmore	1 48
•	Consist of PART sections which multiple functions of the non-Boundary Scan device	25 24
•	Cluster models are assigned to non-Boundary Scan devices through the Model Device Browser	! #PAR 1
•	Cluster models describe how to test through non-Boundary Scan devices or disable the	b1 EC
	outputs of non-Boundary Scan devices	Cluster



6

### Cluster Model Example

CTOR a1 47, 46, 44, 43 CTOR b1 2, 3, 5, 6

RT dis	! whole device disabled
DRIVE 1	! disable part1
DRIVE 1	! disable part2
DRIVE 1	! disable part3
DRIVE 1	! disable part4
RT a2b	! part1 transfer
DRIVE 0	! enable part1
QUAL a1	

<sup>•</sup> Model (partial) for 16-Bit Line Driver





Where Boundary Scan access to a non-Boundary Scan device hasn't been designed in, an alternative is to provide access via a discrete I/O signal





Design access to all Chip Selects and Output Enables of non-Boundary Scan Devices 



© 2023, ASSET InterTech, Inc.

- **Non-Boundary Scan Devices** 

  - Memory banks
  - Memory banks
  - I/O Interfaces
  - **Buffers**
  - Other digital
  - Telecommunications

Outputs OZ to be driven by other Boundary Scan devices Power down if not associated with Boundary Scan

### **Employ Unassigned FPGA Boundary-Scan Pins**



Controlling clocks reduces noise on the board and prevents false fails 





- Build a connector loopback or a mating plug/socket that wires nets together
- Add an ASSET CIOM-100 for better shorts and opens testing



10



- Boundary Scan device or devices connected to memory control, address and data signals
- Test vectors are shifted into Boundary Scan devices connected to memory devices that create read/write cycles
  - Test for shorts and opens on control, address, and data signals of memory devices





ScanWorks®



Design in access to Chip Enables of memory devices





### **Programming Flash Memory with Boundary Scan**

- Following proper DFT can reduce the number of cycles needed to program flash devices which decreases the programming time
  No external programmers
  - are needed when using Boundary Scan







ScanWorks®

### **Programming Flash Memory with Boundary Scan**



To program flash you must have access to all address, data and control signals 



14



### **Programming Flash Memory with Boundary Scan**



External, Cell Active Configuration: Use an ASSET hardware controller to toggle WE with the Boundary Scan pin held high

15



# **Programming Flash with Boundary Scan**



External, Cell Z Configuration: Use an ASSET hardware controller to toggle WE with the Boundary Scan pin held at HI-Z

16



# Unconfigured vs. configured Differential circuits





© 2023, ASSET InterTech, Inc.

ScanWorks®



- FPGA outputs may damage the surrounding circuitry
- FPGA inputs may not meet the expected thresholds leading to false fails



Wrong output voltage causes damage

Wrong input threshold causes test fails

y leading to false fails



### FPGAs Support Many I/O Technologies Technology LVTTL **3**.3 LVCMOS HSTL **1**.5 LVPECL LVDS



Voltages **3**.3, 2.5, 1.8, 1.5 Current Current





Check the datasheet for the default technology of unconfigured FPGAs 







In an unconfigured FPGA, Boundary Scan has access to all 4 pads: D1, D2, S1 and S2 







- In an unconfigured FPGA, D1 can be driven and sensed on D2
- In an unconfigured FPGA, D2 can be driven and sensed on D1



© 2023, ASSET InterTech, Inc.

### **Unconfigured FPGAs**





- In an unconfigured FPGA, S1 can be driven and sensed on S2
- In an unconfigured FPGA, S2 can be driven and sensed on S1





- Considerations when conducting Boundary Scan testing with unconfigured FPGAs
  - Assess risk to surrounding devices
  - Access to differential pairs
  - Access to dangling differentials







How do you conduct **Boundary Scan** testing with a configured FPGA? The FPGA vendor should have tools to generate a postconfiguration BSDL file









Many designs have multiple configurations for the same FPGA 



© 2023, ASSET InterTech, Inc.

### Which configuration at test time?





Boundary Scan testers can interrogate the User Code before testing to ensure that the expected configuration is the one actually in place

0

0



27

U







- Patterns can be driven into D1 and sensed at S1 so the pair can be tested
- If the test fails we cannot diagnose the fault to the pin level







Patterns can be driven into D1 but there is no way to sense them 



### **Configured FPGA**

Backplane

Connector





- Patterns can be sensed out of S1, but there is no way to drive them
- Testing with configured FPGAs can reduce test coverage





- Issues to consider when conducting Boundary Scan testing with configured FPGAs
  - Vendor BSDL is no longer valid after configuration
  - Which configuration is present in the FPGA?
  - No access to differential pairs
  - No test of dangling differentials





ScanWorks®

- Should you test FPGAs configured or unconfigured?
  - There is no clear answer
  - Consider configured for pass/fail and unconfigured for diagnosing fails
  - If testing unconfigured consider the issues discussed (e.g. potential damage to surrounding devices)





ScanWorks®

### Summary of Board DFT based on Boundary Scan

- Interconnect Testing
  - Maximizing coverage with cluster models
  - Maximizing coverage with discrete I/O
  - Employing unassigned Boundary Scan pins for control of non-Boundary Scan devices
  - Controlling clocks to minimize noise
  - Loopbacks for extended Boundary Scan testing
- Memory Interconnect Testing
  - Provide access to all Control, Address, and Data pins
- Flash Programming
  - Provide access to all Control, Address, and Data pins
  - Use external access methods to reduce programming time
- Testing with FPGAs
  - Considerations for testing FPGAs unconfigured or configured
  - Technology mismatch
  - Differential drivers and receivers



33



### **For More Information**

- View the webinar, Guidelines for Board Design for Test (DFT) based on Boundary Scan Webinar #1, https://www.asset-intertech.com/wp-content/uploads/2022/12/Boundary-Scan-Design-for-Test.mp4
- Go to the blog series, Everything You Need to Know About ScanWorks Interconnect Blog Series, https://www.asset-intertech.com/resources/blog/2022/09/everything-youneed-to-know-about-scanworks-interconnect-part-1/
- Download the eBook, Testing DDR Memory with Boundary Scan/JTAG (Third Edition), https://www.asset-intertech.com/resources/eresources/ddr-memory-test-moderntools-for-validation-test-and-debug/
- View the webinar, Squeezing Out More Test Coverage: Bridging the Gap Between Boundary Scan and Functional Test, https://www.assetintertech.com/resources/videos/bridging-the-gap-between-boundary-scan-andfunctional-test/





### **Questions and Contact Information**



Michael R. Johnson ScanWorks BST Product Manager/Support Manager 7161 Bishop Rd. Ste. 250 Plano, TX. 75024 michael.johnson@asset-intertech.com https://www.linkedin.com/in/michaelrjohnson1911

www.asset-intertech.com





### Real Insight from Code to Silicon



