# Real Insight from Code to Silicon

# SourcePoint<sup>®</sup> ScanWorks<sup>®</sup>

# **Guidelines for Board Design for Test** (DFT) based on Boundary Scan

Michael R. Johnson ScanWorks BST Product Manager/Support Manager lovember og

# Agenda

## Why Do We Test?

- Board Test Challenges
- Boundary Scan
  Overview
- Board DFT based on Boundary Scan Guidelines







# Why Do We Test?

- Ensure the final product works as expected
- Identify problems (early) during the manufacturing process
- Problems are more expensive to correct later in manufacturing process
- Implementing design for test (DFT) based on boundary scan guidelines during board design increases boundary scan testability during the manufacturing step









# **Board Test Challenges**

- PCB issues
  - Fine pitch packages
  - High density interconnects
  - Blind and buried vias
  - BGAs
  - Heat sinks
  - Conformal coating
  - AC-coupled nets
  - High-speed serial I/Os
  - Inaccessible nodes
- Cost issues
  - High-priced test equipment and machinery
  - Substantial machinery life-cycle cost
  - Expensive bed-of-nail fixtures















ScanWorks®

- Boundary scan is a static, vector-based test technology implemented through on-chip embedded instruments within commercial silicon
- Utilizes embedded cells and registers to drive/receive stimulus data across the PCB
- Detects shorts/opens/stuck-at faults with diagnostics to the device and net/pin level
- A proven and mature structural test and programming technology







ScanWorks® Platform for Embedded Instruments

- Test Data In (TDI)
  - Serial data in sampled on rising edge (Default =1)
- Test Data Out (TDO)
  - Serial data out sampled on falling edge (Default =Z)
- Test Mode Select (TMS)
  - Input control sampled on rising edge TDI (Default =1)
- Test Clock (TCK)
  - Any frequency
- TRST Reset (TRST\*)
  - Optional async reset active low (Default =1)

![](_page_5_Picture_11.jpeg)

n TMS TCK

![](_page_5_Figure_15.jpeg)

![](_page_5_Picture_16.jpeg)

Test-Logic-Reset

Run-Test/Idle

0

 The TAP Controller is synchronous finite state machine that responds to TMS and TCK signals

### Provides four major operations

- Reset
- Run Test/Idle
- Scan-DR
- Scan-IR
- Scans consist of
  - Capture
  - Shift
  - Update

SourcePoint® Platform for Software Debug and Trace

### **Reset and Idle Operations**

![](_page_6_Figure_14.jpeg)

ScanWorks®

### Boundary Scan provides virtual electronic probing with fault detection/reporting to the net and pin level Sense Drive "Virtual via via Nails" SAMPLE EXTEST

In this mode (EXTEST), defects covered: driver (TX) scan cell  $\rightarrow$  driver amp  $\rightarrow$  bond wire  $\rightarrow$  leg  $\rightarrow$  solder interconnect

solder  $\rightarrow$  leg  $\rightarrow$  bond wire  $\rightarrow$  sensor amp  $\rightarrow$  sensor (RX) scan cell

![](_page_7_Picture_4.jpeg)

![](_page_7_Picture_7.jpeg)

- Select as many IEEE 1149.1 <u>compliant</u> devices for the board as possible
- Consider putting logic (combinatorial and sequential) into PLDs/FPGAs
- Obtain accurate BSDL files from the device manufacturer
- Validate BSDL files (use ASSET's online BSDL Validation Service)
- Check state of Compliance Pins in the Boundary Scan Description Language (BSDL) file

![](_page_8_Picture_6.jpeg)

![](_page_8_Picture_9.jpeg)

![](_page_8_Picture_10.jpeg)

### Mandatory Instructions

- BYPASS
- EXTEST
- SAMPLE
- PRELOAD
- Optional Instructions
  - INTEST
  - RUNBIST
  - CLAMP
  - HIGHZ
  - IDCODE
  - USERCODE

Mandatory Instructions	
BYPASS	Places the single-bit da the Boundary Scan Reg
EXTEST	Places the Boundary Sc between Boundary Sca
SAMPLE	Places the Boundary So remain in functional mo
PRELOAD	Places the Boundary So remain in functional mo
Optional Instructions	
INTEST	Places the device in an be connected between
RUNBIST	Places the device in sel selects a user-specified
CLAMP	Sets the outputs of the register and selects the
HIGHZ	Sets all of the device of register to be connected
IDCODE	Allows the device to re identification register t
USERCODE	Allows the device to re identification register to information about the

10

SourcePoint® Platform for Software Debug and Trace

### Description

ita register to be connected between TDI and TDO. Serial data bypasses gister.

can Register to be connected between TDI and TDO. Test interconnects an devices.

can Register to be connected between TDI and TDO. Allows the device to node. Samples device I/O signals.

can Register to be connected between TDI and TDO. Allows the device to node. Shifts patterns to Boundary Scan devices while in functional mode.

### Description

internal boundary test mode and selects the boundary scan register to TDI and TDO.

If-test mode, enable a comprehensive self-test of its core logic and data register to be connected between TDI and TDO.

device to logic levels determined by the contents of the boundary scan bypass register to be connected between TDI and TDO.

utputs to a disabled (high-impedance) state and selects the bypass ed between TDI and TDO.

emain in its functional mode and selects the optional device to be connected between TDI and TDO.

emain in its functional mode and selects the optional device to be connected between TDI and TDO. Captures user-defined device.

![](_page_9_Picture_29.jpeg)

Allow direct access to Compliance Pins of **Boundary Scan devices** These pins must be kept in a specified state for the device to meet the IEEE 1149.1 standard

> attribute COMPLIANCE\_PATTERNS of XA7A35T\_CPG236: entity is --"(PROGRAM\_B) (1)";

![](_page_10_Picture_3.jpeg)

![](_page_10_Picture_8.jpeg)

## Choose Boundary Scan devices which support Identification Code

attribute IDCODE\_REGISTER of EPM240F100 : entity is <mark>"0000"</mark>& --4-bit Version "0010000010100001"& --16-bit Part Number (hex 20A1) "00001101110"& --11-bit Manufacturer's Identity <mark>"1"</mark>; --Mandatory LSB

![](_page_11_Picture_3.jpeg)

![](_page_11_Picture_8.jpeg)

Examine the BSDL for TCK speed of each device 

## Device 1

- attribute TAP\_SCAN\_CLOCK of TCK :
- signal is (33.0e6, BOTH);
- Device 2
  - attribute TAP\_SCAN\_CLOCK of TCK :
  - signal is (<mark>2.0e6</mark>, BOTH);
- Device 3
  - attribute TAP\_SCAN\_CLOCK of TCK :
  - signal is (20.0e6, BOTH);
- Maximum TCK rate for this scan chain will be 2MHz

![](_page_12_Picture_12.jpeg)

![](_page_12_Picture_17.jpeg)

-- BSDL file for device XCR3032A, package PC44 -- Xilinx, Inc. \$State: ADVANCED \$ \$Date: 2000-07-27 10:00:39-07 \$

-- IMPORTANT NOTE WARNING !!

- Boundary registers as called out by this file do not exist!
- They must be described for BSDL Compliance. Extest and
- Preload commands do not exist nor function. If either of
- those commands are selected, the bypass register will be used.

![](_page_13_Picture_8.jpeg)

![](_page_13_Picture_13.jpeg)

# Simple Scan Chain Design

![](_page_14_Figure_1.jpeg)

Check that all boundary scan devices are connected in a scan chain Check that the scan path is unbroken from TDI to TDO

![](_page_14_Picture_3.jpeg)

![](_page_14_Picture_8.jpeg)

# **Complex Scan Path Design**

![](_page_15_Figure_1.jpeg)

![](_page_15_Picture_2.jpeg)

![](_page_15_Picture_5.jpeg)

![](_page_15_Picture_6.jpeg)

# **Complex Scan Path Design**

![](_page_16_Figure_1.jpeg)

![](_page_16_Picture_2.jpeg)

![](_page_16_Picture_5.jpeg)

![](_page_16_Picture_6.jpeg)

## **Access to TAP Signals**

![](_page_17_Figure_1.jpeg)

Allow direct primary access from the tester to all board top-level TAP signals: TDI, TDO, TMS, TCK and **TRST\*** 

![](_page_17_Picture_3.jpeg)

![](_page_17_Picture_6.jpeg)

![](_page_17_Picture_8.jpeg)

# **Access to TAP Signals**

- Use a common test header
  - minimum 10-pin header
- Use vendor or boundary scan tool provider footprint
- Key the header
  - Cable can only be plugged in one way
  - Prevents damage to test equipment

![](_page_18_Picture_7.jpeg)

![](_page_18_Picture_10.jpeg)

![](_page_18_Figure_11.jpeg)

![](_page_19_Figure_1.jpeg)

- At the primary TAP connector use buffer devices to reduce noise, minimize skew and impedance match
- Use FPGAs as buffers if existing devices are too slow or supply incorrect voltage

![](_page_19_Picture_4.jpeg)

20

![](_page_19_Picture_9.jpeg)

# **Direct Control of System Clock**

- Allow boundary scan or direct tester control of the system clock
  - Elimination of noise
  - Ensure UUT is nonfunctional so boundary scan operations can take place safely

![](_page_20_Figure_4.jpeg)

![](_page_20_Picture_5.jpeg)

![](_page_20_Picture_8.jpeg)

# **TCK and TMS Distribution**

![](_page_21_Figure_1.jpeg)

- Design TCK and TMS board distribution with care
- Specify TCK as critical signal during layout
- Design TMS to have no skew relative to TCK

Platform for Software Debug and Trace

![](_page_21_Picture_9.jpeg)

# **TCK and TMS Distribution**

Be careful with the type of buffer used for TCK and TMS distribution

![](_page_22_Picture_2.jpeg)

- Inverting clock buffers are used to help maintain a 50-50 duty cycle on a system clock
- Do not use inverting buffers for TCK and/or TMS logical inversion is not allowed

![](_page_22_Picture_5.jpeg)

![](_page_22_Picture_10.jpeg)

# Pull-up / Pull-down on TAP Signals

## TAP signals should be pulled to safe states

![](_page_23_Figure_2.jpeg)

![](_page_23_Picture_3.jpeg)

24

![](_page_23_Picture_7.jpeg)

![](_page_24_Figure_1.jpeg)

- 1149.1 requires TRST internal to go high (logic-1) when left open-circuit
- This is accomplished with a pull-up resistor internal to the device
- If the board TRST\_N signal is floating during normal operation and there is no internal power-up reset in the boundary scan device (not mandated when the device has a TRST), the TAP controller can power up in any state

![](_page_24_Picture_5.jpeg)

![](_page_24_Picture_10.jpeg)

![](_page_25_Picture_0.jpeg)

## Add a Power-Up Reset circuitry to reset TRST

![](_page_25_Figure_2.jpeg)

![](_page_25_Picture_3.jpeg)

26

# **Board TRST – Power-on Reset Solution #2**

## Place pull-down resistor before buffer

![](_page_26_Figure_2.jpeg)

![](_page_26_Picture_3.jpeg)

# **Handling Non-Compliant Devices**

![](_page_27_Figure_1.jpeg)

- Place a zero-ohm jumper between TDI and TDO of suspected non-compliant or non-operational boundary scan devices in order to bypass them if necessary
- Make sure TMS is disconnected to ensure that the non-compliant device is held in its Test-Logic-Reset state (TMS = 1 when open circuit)

![](_page_27_Picture_4.jpeg)

# **Handling Non-Compliant Devices**

![](_page_28_Figure_1.jpeg)

Place a potentially troublesome device at the end of the chain and provide an alternate TDO exit off the board

![](_page_28_Picture_3.jpeg)

![](_page_28_Picture_7.jpeg)

# Handling Different Voltage Levels

![](_page_29_Figure_1.jpeg)

Ideally, group devices with the same voltage levels into the same scan chain Or provide voltage converters between different parts of the scan chain

![](_page_29_Picture_4.jpeg)

![](_page_29_Picture_6.jpeg)

## **Connector Test**

![](_page_30_Picture_1.jpeg)

- Nets to a board connector can be tested for shorts
- Use a connector loopback fixture or an external board to add opens testing for the connector pins and boundary scan pins

![](_page_30_Picture_4.jpeg)

31

![](_page_30_Picture_7.jpeg)

![](_page_30_Picture_9.jpeg)

# **Allow Defeatable Tied-off Control Pins**

![](_page_31_Figure_1.jpeg)

SourcePoint<sup>®</sup> Platform for Software Debug and Trace 32

© 2022, ASSET InterTech, Inc.

### **Functional mode:**

 Chip 1: outputs active
 Chip 2: bidirectional pins are always inputs

### **Test Mode:**

 Chip 1: outputs are HighZ
 Chip 2: bidirectional pins can be either outputs or inputs

![](_page_31_Picture_9.jpeg)

![](_page_32_Figure_0.jpeg)

- Allow presence, orientation and bonding tests to be applied to the memory devices from the boundary-scan interface. Requires:
  - Boundary scan access to address and data busses
  - Direct or boundary scan access to the memory control signals
  - Make sure there is no risk of contention during memory test, check for cluster models of any non boundary scan devices on the data bus
  - Need model of memory device that describes at minimum the pins of the memory device that require boundary scan access

![](_page_32_Picture_6.jpeg)

![](_page_32_Picture_10.jpeg)

# **Programming Flash Devices**

![](_page_33_Figure_1.jpeg)

![](_page_33_Picture_2.jpeg)

ScanWorks Platform for Embedded Inst

# **Bypass Watchdog Circuits**

![](_page_34_Figure_1.jpeg)

![](_page_34_Picture_2.jpeg)

35

![](_page_34_Picture_5.jpeg)

## Summary of Board DFT based on Boundary Scan

- Boundary scan device selection
- Focus on the scan chain design
- Access to the TAP
- Buffering the TAP
- Direct control of the system clock
- TCK and TMS distribution
- Pull-up / pull-down on TAP signals
- Board TRST
- Handle troublesome devices / different voltages
- Connector test
- Allow defeatable tied-off pins / unused boundary scan pins
- Testing memory devices / flash programming
- Bypass watchdog circuits

![](_page_35_Picture_14.jpeg)

![](_page_35_Picture_17.jpeg)

# For More Information

- Use ASSET's Online BSDL Validation site for syntax and semantics error checking, <u>http://bsdl.asset-intertech.com/</u>
- Go to our blog, Everything You Need to Know About ScanWorks Interconnect (Part 1), <u>https://www.asset-</u> <u>intertech.com/resources/blog/2022/09/everything-you-need-to-know-</u> <u>about-scanworks-interconnect-part-1/</u>
- Download our eBook, Testing DDR Memory with Boundary Scan/JTAG (Third Edition), <u>https://www.asset-</u> <u>intertech.com/resources/eresources/ddr-memory-test-modern-tools-for-</u> <u>validation-test-and-debug/</u>
- View our webinar, Squeezing Out More Test Coverage: Bridging the Gap Between Boundary Scan and Functional Test, <u>https://www.asset-</u> <u>intertech.com/resources/videos/bridging-the-gap-between-boundary-scan-</u> <u>and-functional-test/</u>

![](_page_36_Picture_5.jpeg)

![](_page_36_Picture_8.jpeg)

# **Questions and Contact Information**

![](_page_37_Picture_1.jpeg)

**Contact Information:** Michael R. Johnson 7161 Bishop Rd. Ste. 250 Plano, TX. 75024 mjohnson@asset-intertech.com www.asset-intertech.com

![](_page_37_Picture_3.jpeg)

38

![](_page_37_Picture_7.jpeg)

![](_page_37_Picture_8.jpeg)

# Real Insight from Code to Silicon

ASSET

![](_page_38_Picture_1.jpeg)

![](_page_38_Picture_3.jpeg)