MEMORY FAULT INSERTION AND DETECTION ON INTEL® 4TH GENERATION CORE 13/15/17-4XXX SERIES

BY LARRY OSBORN





Larry Osborn

Larry Osborn, Senior Product Manager, at ASSET InterTech, has over 30 years of experience in product management, hardware/software product design and development, product delivery to the marketplace and user support. Over the years, Larry has a proven track record of identifying user needs and opportunities in the marketplace, providing innovative solutions and exceeding the expectations of users. At ASSET, Larry is responsible for the profit

and loss for a product group. Prior to ASSET, he has held positions with Lockheed Martin, OCD Systems, Wind River, Hewlett-Packard, Ford Aerospace and Intel® Corporation. He holds a Bachelor's Degree in Computer Science from the University of Kansas and various technical and marketing training certifications.



Table of Contents

| Introduction | 4 |
|---|----|
| The Platform Memory Setup | 4 |
| The Platform Background | 5 |
| Fault Insertion 1: SODIMM with DQS7# and DQS7 Short Circuit | 5 |
| Fault Insertion 2: SODIMM with DQ18, DQ19, and DQ24 Short Circuit | 6 |
| Fault Insertion 3: SODIMM with DQ38, DQ39, DQ44 and DQ45 Open Circuit | 9 |
| Fault Insertion 4: SODIMM with DM3, DQ26 and DQ27 Open Circuit | 10 |
| Summary | 11 |
| Learn More | 11 |

| Figure 1: | DQS7#/DQS7 Short | 5 |
|-----------|---|---|
| Figure 2: | DQS7#/DQS7 Failure Detail | 6 |
| Figure 3: | DQ18/DQ19/DQ24 Short | 7 |
| Figure 4: | DQ18/DQ19/DQ24 Failure Detail | 7 |
| Figure 5: | Swizzling Data | 8 |
| Figure 6: | DQ38/DQ39/DQ44/DQ45 Open Failure Detail | 9 |
| Figure 7: | DQ38/DQ39/DQ44/DQ45 Open Failure Detail | 9 |
| Figure 8: | Swizzling Data 1 | 0 |
| Figure 9: | DM3, DQ26 and DQ27 Open 1 | 0 |
| Figure 10 | : DM3, DQ27, and DQ27 Open Fault Detail 1 | 1 |

© 2016 ASSET InterTech, Inc.

ASSET and ScanWorks are registered trademarks, and SourcePoint and the ScanWorks logo are trademarks of ASSET InterTech, Inc. All other trade and service marks are the properties of their respective owners.



Introduction

This eBook provides insight into unique memory fault diagnostic capabilities that can be applied to the latest Intel platforms to help engineers with both board bring-up and production test. Feedback from the marketplace is that memory testing continues to be a big challenge for customers. Thus the purpose of this eBook is to describe a unique solution to that problem. The current Processor-Controlled Test (PCT) functional test tool within the ScanWorks® platform delivers the unique features needed to help solve the memory test challenge.

The PCT capabilities discussed in this paper can be applied to most Core[™] and Xeon® designs. The paper is targeted at memory setup and testing on an Intel Customer Reference Board (CRB) using the Intel® 4th Generation Core Processors (Haswell desktop and mobile) to demonstrate the capabilities of PCT. Memory testing requires two distinct steps. The first is the memory controller setup and the second is the actual testing of the memory devices. The memory setup will be discussed at a high level to establish a foundation for the paper.To illustrate the abilities is of PCT, the DIMMs were modified to simulate hardware faults. Both shorts and opens were inserted on data pins, data mask pins, and data strobes pins of several DIMMs.

The Platform Memory Setup

Intel provides for almost all platforms the Memory Reference Code (MRC), which is required to make the memories work. The MRC executes from the BIOS, to provide the initialization of memory devices and the training of the memory devices to operate at the most efficient performance level. However, using this methodology for production test has some significant inherent problems. These problems, consisting of boot-costs, memory controller obfuscation, and others are discussed in the eBook "*Testing Memories without BIOS on the Latest Intel Platforms*." Suffice it to say, we need to simulate the execution of the MRC as part of the test but eliminate the inherent problems mentioned to have a viable, deterministic solution. PCT overcomes these problems by combining a model-based test profile, with a run-control engine, and a special proprietary MRC. The profile is a sequence of register writes to the memory controller to accomplish the task of lane training. Should the lane training fail, PCT provides a detailed diagnostic error message. Once the memory setup is successful, the memory testing can begin. Note that for the purposes of this study, from a functional test perspective, the memory



controller does not see a difference between SO-DIMMs and soldered memory. In fact, an SO-DIMM has just soldered memory on a separate PCB that is inserted into the SO-DIMM socket.

The Platform Background

The memory tests were conducted on an Intel Shark Bay platform, specifically the Grays Reef Customer Reference Board (CRB). The Grays Reef CRB has the facility for a 2 SO-DIMM population, to place the memory controller (CPU) into dual-channel or single-channel operation.

This study was targeted at diagnosing a faulty SO-DIMM, memory device or failing bit for manufacturing test. Each fault injected consisted of modifying an SO-DIMM to allow fault detection with PCT. For soldered-down memory, the diagnosis will be identical to the method for SO-DIMMs. The PCT test profile uses a variety of built-in memory test routines. The profile starts at the highest level of test abstraction to isolate the grossest memory errors, and successive testing narrows the scope until at the lowest level the resolution is at the bit level. The reason for this approach is to minimize the test time for the quickest error detection with the focus being on production test. These profiles can be manipulated by the test developer to allow for a shift in focus as dictated by any particular situation.

Fault Insertion 1: SODIMM with DQS7# and DQS7 Short Circuit

A fault was added by shorting pins 186 and 188 on an SODIMM (DQS7# and DQS7). The physical fault is shown in Figure 1:



Figure 1: DQS7#/DQS7 Short



After inserting the faulty DIMM, the PCT test profile was executed. The memory setup completed indicating no memory controller issues but failed the memory tests. The PCT error information is shown in Figure 2:

***** ramtest_channel_A ***** - Running Memory Tests - Channel A -- Testing in Dual Channel Mode (Legacy) -- Memory Tests Passed ***** ramtest channel B ***** - Running Memory Tests - Channel B -- Testing in Dual Channel Mode (Legacy) Data Hi/Lo Test: Defect at 0x000000040 D63-D48:00000000++++++++ D47-D32:++++++++++++++++ D31-D16:++++++++++++++++++ D15-D00:++++++++++++++++

Figure 2: DQS7#/DQS7 Failure Detail

This diagnostic information points to the failing Channel (B), and that the data bus test has failed while running the Data Hi/Lo Test and highlighted the failing data bits DQ63-DQ56 (0 indicating stuck low). This error is pointing to either a Data Mask Fault with DM7 or a Data Strobe fault with DQS7 as these are the only two possible pins that exercise control over this portion of the data bus. Functionally, a fault with DM or DQS will have the same failure signature, so PCT cannot distinguish between these two failures. However, the operator should now know the fault is either DM7 or DQS7#, and if soldered memory is being used, the relevant device can be isolated. If the operator is not familiar with DIMM memory designs to failure types, additional informational hints may be added to the diagnostic message by the test developer to assist the operator as necessary.

Fault Insertion 2: SODIMM with DQ18, DQ19, and DQ24 Short Circuit

A fault was added by shorting pins 51, 53 and 57 on an SODIMM (DQ18, DQ19, and DQ24).

The physical fault is shown in Figure 3:





Figure 3: DQ18/DQ19/DQ24 Short

Again the PCT test profile was executed on the target. The memory setup completed but failed the memory tests. The PCT error information is shown in Figure 4:



Figure 4: DQ18/DQ19/DQ24 Failure Detail



This information points to the failing CHANNEL (A), and Data Bus Shorts Test failed. The failure signature is highlighting data bit DQ22 (shorted) as failed. Once the "swizzling" decode (see Figure 5) has been performed on the failure, the correct bit (DQ18) is the first failing bit on the bus.

| 🦉 RE: Memory faults - I | nternet Explorer | | | | | | | | 8 |
|-------------------------|---|---|---|-------------------|---|--|---|-------------------------|--------|
| 🙆 https://east.exch083. | serverdata.net/ | owa/#viewmo | del=ReadMessa | age | eltem<emID= | AQMkADA20 | DQzZjc4LTc4Y\ | VYtNGNhNi04NmVmLWViYzE4 | |
| 10.0 | DDR Da | ta Swizz | ling | | | | | | |
| | The BGA proc | essors do not | implement DD | R | data swizzling. | | Intel Desire | | |
| | performed DD different platf the operating | essors, to ach R Data pin sw orms. Swizzlin system/softw | izzling that wi g has no effec are. | ll a t c | allow a better u on functional of | ise of the proc peration and is | inter Design luct across invisible to | | |
| | However, duri swizzling infor engineer mus memory effici | ing debug, swi mation is pres t pay attention ently. | zzling needs to sented. When to the swizzli | o b pla ing | oe taken into c acing a DIMM k 1 table in order | onsideration. ogic analyzer, to be able to | Therefore, this the design debug | | l |
| Table 78. | DDR Data Sv | vizzling Tabl | e – Channel / | • | | 1 | | | |
| | Pin Name | Pin Number rPGA | MC Pin Name | | Pin Name | Pin Number rPGA | MC Pin Name | | |
| | SA_DQ0 | AR15 | DQ03 | 1 | SA_D021 | | 0016 | | |
| | SA_DQ1 | AT14 | DQ06 | 1 | SA_DQ22 | AJ7 | DQ18 | | |
| | SA_DQ2 | AM14 | DQ04 |] | SA_PAC | AK7 | D010 | | |
| | SA_DQ3 | AN14 | DQ05 | | SA_DQ24 | AF4 | DQ31 | | |
| | SA_DQ4 | AT15 | DQ07 | | SA_DQ25 | AF5 | DQ30 | | |
| | SA_DQ5 | AR14 | DQ02 | | SA_DQ26 | AF1 | DQ27 | | |
| | SA_DQ6 | AN15 | DQ01 | | SA_DQ27 | AF2 | DQ26 | | |
| | SA_DQ7 | AM15 | DQ00 | | SA_DQ28 | AG4 | DQ28 | | |
| | SA_DQ8 | AM9 | DQ15 | | SA_DQ29 | AG5 | DQ29 | | |
| | SA_DQ9 | AN9 | DQ11 | | SA_DQ30 | AG1 | DQ25 | | |
| | SA_DQ10 | AM8 | DQ14 | | SA_DQ31 | AG2 | DQ24 | | |
| | SA_DQ11 | AN8 | DQ10 | | SA_DQ32 | J1 | DQ32 | | |
| | SA_DQ12 | AR9 | DQ12 | | SA_DQ33 | 32 | DQ33 | | |
| | SA_DQ13 | AT9 | DQ08 | | SA_DQ34 | 35 | DQ34 | | |
| | SA_DQ14 | AR8 | DQ13 | | SA_DQ35 | H5 | DQ38 | | |
| | SA_DQ15 | AT8 | DQ09 | | SA_DQ36 | H2 | DQ37 | | |
| | SA_DQ16 | AJ9 | DQ21 | | SA_DQ37 | H1 | DQ36 | | |
| | SA_DQ17 | AK9 | DQ20 | | SA_DQ38 | 34 | DQ35 | | |
| | SA_DQ18 | AJ6 | DQ22 | | SA_DQ39 | H4 | DQ39 | | |
| | SA_DQ19 | AK6 | DQ23 | | SA_DQ40 | F2 | DQ41 | | |
| | SA_DQ20 | AJ10 | DQ17 | | SA_DQ41 | F1 | DQ40 | | \sim |
| | | | continued | | | | continued | | |

Figure 5: Swizzling Data

It should be noted that it appears PCT has missed the other failing bits (DQ19 and DQ24), as they had not been reported. This is due to the PCT memory Data Bus Shorts test reads the state of the bus with the expected data value. In this example, the first data pattern read from the bus found the fault on data bit DQ22; that specific pattern on DQ19 and DQ24 read correctly, and no failure would have been detected. However, subsequent patterns on the data bus would detect and report the additional failing bits. This implementation is by design. PCT starts with the highest level of test abstraction to isolate the grossest memory errors, and successive testing narrows the scope. The operator is expected to cure the initial fault before moving on to the next. In this case, removing the short will effectively fix the other fault.



Fault Insertion 3: SODIMM with DQ38, DQ39, DQ44 and DQ45 Open Circuit

A fault was added, by removing a resistor pack, to create an open circuit on pins 140, 142, 146 and 148 on an SODIMM (DQ38, DQ39, DQ44, and DQ45). The physical fault is shown in Figure 6:



Figure 6: DQ38/DQ39/DQ44/DQ45 Open Failure Detail

After the PCT script was executed on the target, the memory setup completed but failed the memory tests. The PCT error information is shown in Figure 7:



Figure 7: DQ38/DQ39/DQ44/DQ45 Open Failure Detail

This diagnostic information points to the failing Channel (A), and that the databus test has failed by highlighting the failing signature of data bits DQ45, DQ44, DQ39 and DQ35 stuck high. Once the "swizzling" decode (see Figure 8) has been performed on the failure, the correct bits



(DQ45, DQ44, DQ39, and DQ38) are identified as failing on the bus. The stuck high, in functional terms, depicts an open circuit.

| https://esst.exch083.ser 10.0 C Ti Fr di di th Si Si Table 78. D | The BGA proce For rPGA proce For rPGA proce beformed DD different platfic the operating : However, duri wizzling infor engineer must memory efficie DDR Data Sw Pin Name | essors do not essors, to ach R Data pin sw orms. Swizzlin system/softw ng debug, swi mation is pres t pay attentior ently. vizzling Table Pin Number rPGA | Ing implement DD ieve better me izzing that wi g has no effec are. izzing needs t sented. When n to the swizzli e - Channel / MC Pin Name | oR o em ill a ct o pla ing | data swizzling. data swizzling. ory performan allow a better u on functional of pe taken into c acing a DIMM li table in order | AQMkADA2O ce and timing, use of the prod peration and is onsideration. T ogic analyzer, to be able to | DQzZjc4LTc4YY Intel Design Juct across invisible to Therefore, this the design debug | WYtNGNhNi04NmVmLWW/Y2E4 |
|---|---|--|--|--|---|---|--|-------------------------|
| 10.0 E Ti Fr Pr Cable 78. D | DDR Dat The BGA proce For rPGA proce beformed DD different platfic the operating : However, duri wrizzling infor engineer must memory efficie DDR Data Sw Pin Name | essors do not essors, to ach R Data pin sw orms. Swizzlin system/softwi mation is pres t pay attentior ently. vizzling Table Pin Number rPGA | ling implement DD ieve better me izzling that wi g has no effec are. izzling needs t sented. When n to the swizzli e - Channel / MC Pin Name | oR em ill a ct o pla ing A | data swizzling. ory performan allow a better u on functional of be taken into c acing a DIMM li table in order | ce and timing, ise of the prod peration and is onsideration. I gic analyzer, to be able to | . Intel Design Juct across i nivisible to Therefore, this the design debug | |
| Ti Fr di th Sv er m Table 78. D | The BGA proce For rPGA proce berformed DD different platfor the operating : However, duris swizzling infor angineer must memory efficie DDR Data Sw Pin Name | essors do not i R Data pin sw orms. Swizzlin system/softwa mation is pres pay attentior ently. vizzling Table Pin Number rPGA | implement DD ieve better me izzling that wi g has no effec are. izzling needs t sented. When to the swizzli e – Channel / MC Pin Name | em ell a ct o pla ing | data swizzling. ory performan allow a better (on functional op pe taken into c acing a DIMM lo table in order | ce and timing, ise of the prod peration and is onsideration. 1 ogic analyzer, to be able to | Intel Design Juct across i nvisible to Therefore, this the design debug | |
| Fi Pi di H Sv er m Table 78. D | For rPGA proce performed DD different platfs the operating : However, duri wizzling infor engineer must memory efficie DDR Data Sw Pin Name | essors, to ach R Data pin sw orms. Swizzlin system/softwi ng debug, swi mation is pres t pay attentior ently. vizzling Table Pin Number rPGA | ieve better me izzling that wi Ig has no effec are. izzling needs t sented. When n to the swizzli e – Channel / MC Pin Name | em ill a ct c pla ing A | ory performan allow a better u on functional of be taken into c acing a DIMM lo table in order | ce and timing, ise of the prod peration and is onsideration. I ogic analyzer, to be able to | Intel Design Juct across invisible to Therefore, this the design debug | |
| H sv er m Table 78. D | However, duri swizzling infor engineer must memory efficie DDR Data Sw Pin Name | ng debug, swi mation is press t pay attention ently. vizzling Table Pin Number rPGA | zzling needs t sented. When n to the swizzli e – Channel / MC Pin Name | to E pla ing | be taken into c acing a DIMM k I table in order | onsideration. 1 ogic analyzer, to be able to | Therefore, this the design debug | |
| Table 78. D | Pin Name | Pin Number rPGA | e – Channel / MC Pin Name | A 1 | | | | |
| | C4 000 | rPGA | | | Pin Name | Pin Number | MC Pin Name | |
| - | C4 000 | | | | | rPGA | | |
| s | SN_DUU | AR15 | DQ03 | | SA_DQ21 | AK10 | DQ16 | |
| s | SA_DQ1 | AT14 | DQ06 | | SA_DQ22 | AJ7 | DQ18 | |
| s | SA_DQ2 | AM14 | DQ04 | | SA_DQ23 | AK7 | DQ19 | |
| s | SA_DQ3 | AN14 | DQ05 | | SA_DQ24 | AF4 | DQ31 | |
| s | SA_DQ4 | AT15 | DQ07 | | SA_DQ25 | AF5 | DQ30 | |
| s | SA_DQ5 | AR14 | DQ02 | | SA_DQ26 | AF1 | DQ27 | |
| s | SA_DQ6 | AN15 | DQ01 | | SA_DQ27 | AF2 | DQ26 | |
| S | SA_DQ7 | AM15 | DQ00 | | SA_DQ28 | AG4 | DQ28 | |
| s | SA_DQ8 | AM9 | DQ15 | | SA_DQ29 | AG5 | DQ29 | |
| S | SA_DQ9 | AN9 | DQ11 | | SA_DQ30 | AG1 | DQ25 | |
| S | SA_DQ10 | AM8 | DQ14 | | SA_DQ31 | AG2 | DQ24 | |
| s | SA_DQ11 | ANS | DQ10 | 1 | SA_DQ32 | 31 | DQ32 | |
| S | SA_DQ12 | AR9 | DQ12 | | SA_DQ33 | J2 | DQ33 | |
| s | SA_DQ13 | AT9 | DQ08 | | SA DON | 55 | | |
| s | SA_DQ14 | AR8 | DQ13 | 1 | SA_DQ35 | HS | DQ38 | |
| s | SA_DQ15 | AT8 | DQ09 | 1 | SR_1 | H2 | D037 | |
| s | SA_DQ16 | A39 | DQ21 | 1 | SA_DQ37 | H1 | DQ36 | |
| ş | SA_DQ17 | AK9 | DQ20 | 1 | SA_DQ38 | 34 | DQ35 | |
| s | SA_DQ18 | AJ6 | DQ22 | 1 | SA_DQ39 | H4 | DQ39 | 1 |
| 5 | SA_DQ19 | AK6 | DQ23 | 1 | SA_DQ40 | F2 | DQ41 | 1 |
| 9 | SA_DQ20 | AJ10 | DQ17 | 1 | SA_DQ41 | F1 | DQ40 | 1 |

Figure 8: Swizzling Data

Fault Insertion 4: SODIMM with DM3, DQ26 and DQ27 Open Circuit

A fault was added, by removing a resistor pack, to create an open circuit on pins 63, 67 and 69 on an SODIMM (DM3, DQ26, and DQ27). The physical fault is shown in Figure 9:



Figure 9: DM3, DQ26 and DQ27 Open

The PCT profile was executed on the target. The memory setup completed but failed the memory tests. The PCT error information is shown in Figure 10:



Figure 10: DM3, DQ27, and DQ27 Open Fault Detail

This error information points to the failing Channel (B), and that the data bus test has failed. The fault signature is highlighting failing data bits in the 8-bit block of DQ31-DQ24 are stuck low and high. The error is pointing to either a Data Mask Fault with DM3 or a Data Strobe fault with DQS3. Functionally a fault with DM or DQS will give the same failure signature, so PCT cannot distinguish between these two failures. However, the operator now knows the fault is DM3 or DQS3 (#), and if soldered memory is being used, this can isolate to the relevant device.

It should be noted that it appears PCT has missed diagnosing the data bits DQ26 and DQ27. However, if the bit failure pattern is examined, it can be seen (with the "swizzle" decode in place for the failing bits DQ26 and DQ30), that the other failing bits (DQ25 and DQ27) are stuck high. In functional terms, this depicts an open circuit.

Summary

This document covered short and opens on memory DIMMs and in each case the tool identified the rank, device and bit level where the failure occurred. The memory test development is automated based upon the Intel CRB models provided with the tool. PCT can also test buses and I/O devices for shorts and opens. All these functional tests are created using TCL as the scripting language and can be modified by the developer as necessary.

Learn More

Learn more about Processor-Controlled Test products on our website.

