SEARCH:
XJTAG Coverage
View Leadership Video
New to JTAG/Boundary Scan?

PRODUCTS

BSDL Services:
BSDL Validation Service
DFT Products:
DFT Analyzer™
ScanWorks®
Boundary-Scan Products:

Interconnect Development Station
Interconnect Repair Station
Test Development Station
Diagnostic & Repair Station
Manufacturing Station
Programming Stations
IEEE 1149.6
Emergency License Tokens
Hardware Overview

IBIST Products:
ScanWorks® Intel® IBIST
Emulation Products:
MicroMaster
ICT Products:
ScanWorks® for Agilent's Medalist ICT
Technology:
Test Automation
System-Level JTAG


FREE RESOURCES & VIDEOS

Free Resources & Videos

 

TRAINING

ASSET ScanWorks Training Classes

 

SUCCESS STORIES

View all our Success Stories

 

 

New! MicroMaster
                An all-in-one solution for your most difficult-to-debug boards


How can we help you?

Want the highest overall test coverage at the lowest overall cost? Then combine boundary scan structural test with CPU emulation functional test and get the best of both worlds.

MicroMaster: based on processor emulation from International Test Technologies

Printed circuit boards today are becoming more and more complex and that means that adequate test coverage is becoming harder and harder to achieve. Moreover, every test methodology has its own finite limitations. As a result, many test engineers are looking to combine the strengths of several techniques to achieve the kind of test coverage they require.

That’s just what is happening with boundary scan (IEEE 1149.1/JTAG) and microprocessor emulation testing. Each has its own set of strengths and each achieves a certain level of test coverage on its own. But by seamlessly coupling the two techniques together, higher total test coverage is possible than could be achieved by either method on its own. And that is what’s known as synergy – when the whole is greater than the sum of its parts.

In fact, by combining traditional boundary-scan structural test with functional processor-based emulation testing, dependencies on other test methodologies such as in-circuit test (ICT), automated optical inspection (AOI) or flying probe testing often can be reduced since test coverage is increased. Indeed, even engineering deficiencies, such as inadequate design-for-test (DFT) features in the circuit board, can be overcome to some degree as a result of coupling together boundary scan and processor emulation test in a cohesive test methodology.

Boundary scan is a structural test methodology, where for example PCB interconnects are tested for shorts and opens. CPU emulation uses the 1149.1 Test Access Port (plus two or three other control lines) to validate the functional performance of devices and interconnects on the PCB.

ASSET has joined forces with International Test Technologies to provide a seamless coupling between boundary scan and microprocessor emulation for testing. MicroMaster allows a CPU emulation action to be integrated into a ScanWorks test sequence, providing comprehensive board, bus and device test coverage. The result is unparalleled hardware validation, allowing you to recover $$$ from that old “bone pile”!

Extended JTAG Coverage:

To speak with an ASSET representative, click here.


ScreenShots
Free Hit Counter Code