SEARCH:
spacer
ScanWorks HomeScanWorks JTAG Solutions  
spacer
JTAG Hardware
spacer spacer spacer
View Leadership Video
New to JTAG/Boundary Scan?

PRODUCTS

BSDL Services:
BSDL Validation Service
DFT Products:
DFT Analyzer™
ScanWorks®
Boundary-Scan Products:

Interconnect Development Station
Interconnect Repair Station
Test Development Station
Diagnostic & Repair Station
Manufacturing Station
Programming Stations
IEEE 1149.6
Emergency License Tokens
Hardware Overview

IBIST Products:
ScanWorks® Intel® IBIST
Emulation Products:
MicroMaster
ICT Products:
ScanWorks® for Agilent's Medalist ICT
Technology:
Test Automation
System-Level JTAG


FREE RESOURCES & VIDEOS

Free Resources & Videos

 

TRAINING

ASSET ScanWorks Training Classes

 

SUCCESS STORIES

View all our Success Stories

 

spacer
Connect
 

ScanWorks® JTAG Solutions

New to JTAG/Boundary Scan?

ASSET InterTech delivers three steps to a successful boundary scan project.

Step 1: Boundary Scan/JTAG and Design-for-Test (DFT).

Understanding boundary scan/JTAG along with DFT concepts are some of the most important factors to a successful boundary-scan/jtag design. To help educate you on the concepts of boundary-scan and design-for-test, ASSET provides guidelines and checklists for your use to get the most out of your design.

To help with boundary-scan (JTAG) concepts, check out our Introduction to Boundary-Scan Whitepaper.

To assist you with Design-For-Test , we have available two guidelines:
1. Basic Guidelines for Board DFT based on Boundary Scan.
2. Cluster Test and Device Programming Guidelines for Board DFT based on Boundary Scan.

We also have a comprehensive checklist that can walk you through your design to ensure you didn't forget anything. Chip and Board Testability Assessment Checklist.

Also available:
A more in depth paper on Boundary Scan: Boundary-Scan Tutorial.
Guideline for a Device: Guidelines for Device DFT Based on Boundary Scan.

Free Videos

Step 2: ScanWorks® Delivers the Fastest Time-to-Test in 1-2-3.

With ASSET InterTech's ScanWorks JTAG test environment, testing is as easy as 1-2-3.

  1. For first-time users of JTAG, ScanWorks Assistant™ accelerates learning like never before. ScanWorks Assistant anticipates your questions, explains your options and takes you through the entire test development process step-by-step.
  2. Maximizing test coverage is fast and easy with the automatic test development features of ScanWorks’ new technology, TopCAT™, a “Best in Test Honorable Mention” award winner this year.
  3. After applying the test, automatic diagnostics tell you where the failures are and, optionally, can show you the location graphically on a schematic or layout. For those hard-to-diagnose faults, a built-in debug gives you extra help.

To take advantage of all these capabilities, check out our Interconnect Development Station.

Once your board has been tested and debugged, reduce test costs by re-using your test in manufacturing at your EMS.

Step 3: ASSET Provides Leading Web-Based Support.

Understanding the technology and providing the fastest tools for development also need to be complemented with the Leading Web-based support.

  • Online device model libraries which are critical to enable automation
  • Web-based training
  • Web-based technical support
  • Web-based FAQs and Application Notes
  • Web-based User's Group

To speak with an ASSET representative, click here.

  spacer
Test Development Manufacturing Repair Programming Hardware Free Hit Counter Code