SEARCH:
 
CASE STUDIES

QLOGIC

See how ASSET helped Qlogic find the best boundary-scan test and in-system programming environment available.

 

ODS NETWORKS

See how ASSET helped Raytheon and ODS reuse their tests as they moved from development to manufacturing.

How to Reach Us

EDFT is located at 2201 N. Central Expy., Suite 105 Richardson, TX 75080

 

For more information about the Partner Provider, send an email to: ai-info@asset-intertech.com

 

1149.6 BSDL Silicon Validation

1149.6 BSDL Silicon Validation requires as a prerequisite 1149.1 validation. This is to ensure basic JTAG (1149.1) operation is correct.

  1. Syntax Checking for 1149.6
    1. Expanded 1149.6 Opcode Instructions
    2. Expanded 1149.6 Cell Types
    3. Advanced I/O Attributes
  2. 1149.6 Output Cells
    1. Verify that DUT can properly execute 1149.6 related instructions.
    2. EXTEST_PULSE – DUT produces correct waveform of single pulse.
    3. EXTEST_PULSETRAIN – DUT produces correct waveform of multiple pulses.
    4. Verify 1149.6 output signals from DUT can be properly detected on validation test fixture 1149.6 receiver cells.
    5. Validate both dot 1 and dot 6 cell types are mapped to the correct package pins on DUT.
  3. 1149.6 Input Cells
    1. Verify that DUT can properly detect 1149.6 signal modes.
    2. EXTEST_PULSE – DUT properly detects single pulse.
    3. EXTEST_PULSETRAIN – DUT properly detects multiple pulses.
    4. Verify that DUT can properly detect 1149.1 DC signal if configured with AC selection mode.
  4. 1149.6 Special Control Cells
    1. Verify that DUT Dot6 Output Cells can be controlled by AC Selection Cells.
    2. Verify Dot6 Input/Output Cells Support 1149.1 when respective control cell is in deselected mode.

 

 

Free Hit Counter Code